VHDL-VITAL

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References[edit]

External links[edit]