Single instruction, multiple threads is an execution model used in parallel computing where a single central "control unit" broadcasts an instruction to multiple "processing units" for them to all opt
ILLIAC IV Array overview, from ARPA-funded Introductory description by Steward Denenberg, July 15 1971